Baya- AI Enabled SoC Intgration Platform, IP-XACT 1685, UPF, Verilog and VHDL Parsers, Translators & Converters, Datamodel and Re-Writers
Baya - Auto Integration of SoC Components with IP-XACT & Tcl API
If you have any question concerning bug fixes, new features and enhancements, please don't hesitate to contact. You will get the best solutions at the earliest.
This utility searches instances or nets in given module and in its hierarches. It accepts the instance or net names as regular expression. This utility has been developed in Java( 1.6.x ) in order to make it platform independent and bundled as an executable JAR file which can be directly used from the 'lib' directory in the downloaded tar or ZIP file. Example-
source setup_env.('csh' or 'sh' or 'bat' as applicable )
Alternatively, for Unix
setenv EDAUTILS_ROOT /usr/user1/DesignPlayer-linux.x86/01MAY2014 ( installation dir )
set path = ( $EDAUTILS_ROOT/bin $path )
and for Windows
set EDAUTILS_ROOT=D:\tmp\DesignPlayer-win32.x86_64\01MAY2014 ( installation dir )
set PATH="%path%;%EDAUTILS_ROOT%\bin"
findinstsornets -in <input vlog files > -top <name-of-top-module> -out <output file name> [-f <file-containing-list-of-vlog-files>] [+incdir+<include-path1>+<include-path2> [-regexpr_net_name <reg expr net name>] [-regexpr_inst_name <reg expr inst name>] [-regexpr_inst_of_mod_name < filter instances with this master name>]
OR
java com.eu.miscedautils.verilogparser.FindNetsOrInstances -in <input vlog files > -top <name-of-top-module> -out <output file name> [-f <file-containing-list-of-vlog-files>] [+incdir+<include-path1>+<include-path2> [-regexpr_net_name <reg expr net name>] [-regexpr_inst_name <reg expr inst name>] [-regexpr_inst_of_mod_name < filter instances with this master name>]
Go through the examples to get a better understanding of this tool. The examples are pretty comprehensive and covers wide range of possible scenario. Send mails to help@edautils.com if you need any assistance.
Get details by executing it as 'findinstsornets -help'
Utility to Extract Instances and Nets from a Verilog Design/Netlist